258 lines
13 KiB
C
258 lines
13 KiB
C
/***********************************************************************************************************************
|
|
* This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
|
|
* will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
|
|
**********************************************************************************************************************/
|
|
/*
|
|
* How to set up clock using clock driver functions:
|
|
*
|
|
* 1. Setup clock sources.
|
|
*
|
|
* 2. Setup voltage for the fastest of the clock outputs
|
|
*
|
|
* 3. Set up wait states of the flash.
|
|
*
|
|
* 4. Set up all dividers.
|
|
*
|
|
* 5. Set up all selectors to provide selected clocks.
|
|
*/
|
|
|
|
/* clang-format off */
|
|
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
|
!!GlobalInfo
|
|
product: Clocks v11.0
|
|
processor: LPC54114J256
|
|
package_id: LPC54114J256BD64
|
|
mcu_data: ksdk2_0
|
|
processor_version: 13.0.1
|
|
board: LPCXpresso54114
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
|
|
/* clang-format on */
|
|
|
|
#include "fsl_power.h"
|
|
#include "fsl_clock.h"
|
|
#include "clock_config.h"
|
|
|
|
/*******************************************************************************
|
|
* Definitions
|
|
******************************************************************************/
|
|
|
|
/*******************************************************************************
|
|
* Variables
|
|
******************************************************************************/
|
|
|
|
/*******************************************************************************
|
|
************************ BOARD_InitBootClocks function ************************
|
|
******************************************************************************/
|
|
void BOARD_InitBootClocks(void)
|
|
{
|
|
BOARD_BootClockPLL150M();
|
|
}
|
|
|
|
/*******************************************************************************
|
|
******************** Configuration BOARD_BootClockFRO12M **********************
|
|
******************************************************************************/
|
|
/* clang-format off */
|
|
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
|
!!Configuration
|
|
name: BOARD_BootClockFRO12M
|
|
outputs:
|
|
- {id: System_clock.outFreq, value: 12 MHz}
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
|
|
/* clang-format on */
|
|
|
|
/*******************************************************************************
|
|
* Variables for BOARD_BootClockFRO12M configuration
|
|
******************************************************************************/
|
|
/*******************************************************************************
|
|
* Code for BOARD_BootClockFRO12M configuration
|
|
******************************************************************************/
|
|
void BOARD_BootClockFRO12M(void)
|
|
{
|
|
#ifndef SDK_SECONDARY_CORE
|
|
/*!< Set up the clock sources */
|
|
/*!< Set up FRO */
|
|
POWER_DisablePD(kPDRUNCFG_PD_FRO_EN); /*!< Ensure FRO is on */
|
|
CLOCK_SetupFROClocking(12000000U); /*!< Set up FRO to the 12 MHz, just for sure */
|
|
CLOCK_AttachClk(kFRO12M_to_MAIN_CLK); /*!< Switch to FRO 12MHz first to ensure we can change voltage without accidentally
|
|
being below the voltage for current speed */
|
|
POWER_SetVoltageForFreq(12000000U); /*!< Set voltage for the one of the fastest clock outputs: System clock output */
|
|
CLOCK_SetFLASHAccessCyclesForFreq(12000000U); /*!< Set FLASH wait states for core */
|
|
|
|
/*!< Set up dividers */
|
|
CLOCK_SetClkDiv(kCLOCK_DivAhbClk, 1U, false); /*!< Set AHBCLKDIV divider to value 1 */
|
|
|
|
/*!< Set up clock selectors - Attach clocks to the peripheries */
|
|
CLOCK_AttachClk(kFRO12M_to_MAIN_CLK); /*!< Switch MAIN_CLK to FRO12M */
|
|
/*!< Set SystemCoreClock variable. */
|
|
SystemCoreClock = BOARD_BOOTCLOCKFRO12M_CORE_CLOCK;
|
|
#endif
|
|
}
|
|
|
|
/*******************************************************************************
|
|
******************* Configuration BOARD_BootClockFROHF48M *********************
|
|
******************************************************************************/
|
|
/* clang-format off */
|
|
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
|
!!Configuration
|
|
name: BOARD_BootClockFROHF48M
|
|
outputs:
|
|
- {id: System_clock.outFreq, value: 48 MHz}
|
|
settings:
|
|
- {id: SYSCON.MAINCLKSELA.sel, value: SYSCON.fro_hf}
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
|
|
/* clang-format on */
|
|
|
|
/*******************************************************************************
|
|
* Variables for BOARD_BootClockFROHF48M configuration
|
|
******************************************************************************/
|
|
/*******************************************************************************
|
|
* Code for BOARD_BootClockFROHF48M configuration
|
|
******************************************************************************/
|
|
void BOARD_BootClockFROHF48M(void)
|
|
{
|
|
#ifndef SDK_SECONDARY_CORE
|
|
/*!< Set up the clock sources */
|
|
/*!< Set up FRO */
|
|
POWER_DisablePD(kPDRUNCFG_PD_FRO_EN); /*!< Ensure FRO is on */
|
|
CLOCK_SetupFROClocking(12000000U); /*!< Set up FRO to the 12 MHz, just for sure */
|
|
CLOCK_AttachClk(kFRO12M_to_MAIN_CLK); /*!< Switch to FRO 12MHz first to ensure we can change voltage without accidentally
|
|
being below the voltage for current speed */
|
|
POWER_SetVoltageForFreq(48000000U); /*!< Set voltage for the one of the fastest clock outputs: System clock output */
|
|
CLOCK_SetFLASHAccessCyclesForFreq(48000000U); /*!< Set FLASH wait states for core */
|
|
|
|
CLOCK_SetupFROClocking(48000000U); /*!< Set up high frequency FRO output to selected frequency */
|
|
|
|
/*!< Set up dividers */
|
|
CLOCK_SetClkDiv(kCLOCK_DivAhbClk, 1U, false); /*!< Set AHBCLKDIV divider to value 1 */
|
|
|
|
/*!< Set up clock selectors - Attach clocks to the peripheries */
|
|
CLOCK_AttachClk(kFRO_HF_to_MAIN_CLK); /*!< Switch MAIN_CLK to FRO_HF */
|
|
/*!< Set SystemCoreClock variable. */
|
|
SystemCoreClock = BOARD_BOOTCLOCKFROHF48M_CORE_CLOCK;
|
|
#endif
|
|
}
|
|
|
|
/*******************************************************************************
|
|
******************* Configuration BOARD_BootClockFROHF96M *********************
|
|
******************************************************************************/
|
|
/* clang-format off */
|
|
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
|
!!Configuration
|
|
name: BOARD_BootClockFROHF96M
|
|
outputs:
|
|
- {id: System_clock.outFreq, value: 96 MHz}
|
|
settings:
|
|
- {id: SYSCON.MAINCLKSELA.sel, value: SYSCON.fro_hf}
|
|
sources:
|
|
- {id: SYSCON.fro_hf.outFreq, value: 96 MHz}
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
|
|
/* clang-format on */
|
|
|
|
/*******************************************************************************
|
|
* Variables for BOARD_BootClockFROHF96M configuration
|
|
******************************************************************************/
|
|
/*******************************************************************************
|
|
* Code for BOARD_BootClockFROHF96M configuration
|
|
******************************************************************************/
|
|
void BOARD_BootClockFROHF96M(void)
|
|
{
|
|
#ifndef SDK_SECONDARY_CORE
|
|
/*!< Set up the clock sources */
|
|
/*!< Set up FRO */
|
|
POWER_DisablePD(kPDRUNCFG_PD_FRO_EN); /*!< Ensure FRO is on */
|
|
CLOCK_SetupFROClocking(12000000U); /*!< Set up FRO to the 12 MHz, just for sure */
|
|
CLOCK_AttachClk(kFRO12M_to_MAIN_CLK); /*!< Switch to FRO 12MHz first to ensure we can change voltage without accidentally
|
|
being below the voltage for current speed */
|
|
POWER_SetVoltageForFreq(96000000U); /*!< Set voltage for the one of the fastest clock outputs: System clock output */
|
|
CLOCK_SetFLASHAccessCyclesForFreq(96000000U); /*!< Set FLASH wait states for core */
|
|
|
|
CLOCK_SetupFROClocking(96000000U); /*!< Set up high frequency FRO output to selected frequency */
|
|
|
|
/*!< Set up dividers */
|
|
CLOCK_SetClkDiv(kCLOCK_DivAhbClk, 1U, false); /*!< Set AHBCLKDIV divider to value 1 */
|
|
|
|
/*!< Set up clock selectors - Attach clocks to the peripheries */
|
|
CLOCK_AttachClk(kFRO_HF_to_MAIN_CLK); /*!< Switch MAIN_CLK to FRO_HF */
|
|
/*!< Set SystemCoreClock variable. */
|
|
SystemCoreClock = BOARD_BOOTCLOCKFROHF96M_CORE_CLOCK;
|
|
#endif
|
|
}
|
|
|
|
/*******************************************************************************
|
|
******************** Configuration BOARD_BootClockPLL150M *********************
|
|
******************************************************************************/
|
|
/* clang-format off */
|
|
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
|
!!Configuration
|
|
name: BOARD_BootClockPLL150M
|
|
called_from_default_init: true
|
|
outputs:
|
|
- {id: PLL_clock.outFreq, value: 144 MHz}
|
|
- {id: System_clock.outFreq, value: 144 MHz}
|
|
settings:
|
|
- {id: PLL_Mode, value: Normal}
|
|
- {id: SYSCON.DIRECTO.sel, value: SYSCON.PLL}
|
|
- {id: SYSCON.MAINCLKSELA.sel, value: SYSCON.clk_in}
|
|
- {id: SYSCON.MAINCLKSELB.sel, value: SYSCON.PLL_BYPASS}
|
|
- {id: SYSCON.M_MULT.scale, value: '48', locked: true}
|
|
- {id: SYSCON.N_DIV.scale, value: '8', locked: true}
|
|
- {id: SYSCON.PLL_BYPASS.sel, value: SYSCON.DIRECTO}
|
|
- {id: SYSCON.SYSPLLCLKSEL.sel, value: SYSCON.clk_in}
|
|
sources:
|
|
- {id: SYSCON.clk_in.outFreq, value: 24 MHz, enabled: true}
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
|
|
/* clang-format on */
|
|
|
|
/*******************************************************************************
|
|
* Variables for BOARD_BootClockPLL150M configuration
|
|
******************************************************************************/
|
|
/*******************************************************************************
|
|
* Code for BOARD_BootClockPLL150M configuration
|
|
******************************************************************************/
|
|
void BOARD_BootClockPLL150M(void)
|
|
{
|
|
#ifndef SDK_SECONDARY_CORE
|
|
/*!< Set up the clock sources */
|
|
/*!< Set up FRO */
|
|
POWER_DisablePD(kPDRUNCFG_PD_FRO_EN); /*!< Ensure FRO is on */
|
|
CLOCK_SetupFROClocking(12000000U); /*!< Set up FRO to the 12 MHz, just for sure */
|
|
CLOCK_AttachClk(kFRO12M_to_MAIN_CLK); /*!< Switch to FRO 12MHz first to ensure we can change voltage without accidentally
|
|
being below the voltage for current speed */
|
|
POWER_SetVoltageForFreq(144000000U); /*!< Set voltage for the one of the fastest clock outputs: System clock output */
|
|
CLOCK_SetFLASHAccessCyclesForFreq(144000000U); /*!< Set FLASH wait states for core */
|
|
|
|
/*!< Set up PLL */
|
|
CLOCK_AttachClk(kEXT_CLK_to_SYS_PLL); /*!< Switch PLL clock source selector to EXT_CLK */
|
|
const pll_setup_t pllSetup = {
|
|
.syspllctrl = SYSCON_SYSPLLCTRL_BANDSEL_MASK | SYSCON_SYSPLLCTRL_SELI(52U) | SYSCON_SYSPLLCTRL_SELP(25U) | SYSCON_SYSPLLCTRL_DIRECTO_MASK,
|
|
.syspllndec = SYSCON_SYSPLLNDEC_NDEC(44U),
|
|
.syspllpdec = SYSCON_SYSPLLPDEC_PDEC(2U),
|
|
.syspllssctrl = {(SYSCON_SYSPLLSSCTRL0_MDEC(32682U) | SYSCON_SYSPLLSSCTRL0_SEL_EXT_MASK),0x0U},
|
|
.pllRate = 144000000U,
|
|
.flags = PLL_SETUPFLAG_POWERUP
|
|
};
|
|
CLOCK_SetPLLFreq(&pllSetup); /*!< Configure PLL to the desired values */
|
|
|
|
/* PLL input more than 20 MHz */
|
|
/* SYSTICK is used for waiting for PLL stabilization */
|
|
|
|
CLOCK_SetClkDiv(kCLOCK_DivSystickClk, 0U, true); /*!< Reset SysTick divider counter and halt it */
|
|
CLOCK_SetClkDiv(kCLOCK_DivSystickClk, 3U, false); /*!< Set SysTick divider to value 3 */
|
|
SysTick->LOAD = 27999UL; /*!< Set SysTick count value */
|
|
SysTick->VAL = 0UL; /*!< Reset current count value */
|
|
SysTick->CTRL = SysTick_CTRL_ENABLE_Msk; /*!< Enable SYSTICK */
|
|
while((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != SysTick_CTRL_COUNTFLAG_Msk){} /*!< Waiting for PLL stabilization */
|
|
SysTick->CTRL = 0UL; /*!< Stop SYSTICK */
|
|
|
|
/*!< Set up dividers */
|
|
CLOCK_SetClkDiv(kCLOCK_DivAhbClk, 1U, false); /*!< Set AHBCLKDIV divider to value 1 */
|
|
|
|
/*!< Set up clock selectors - Attach clocks to the peripheries */
|
|
CLOCK_AttachClk(kSYS_PLL_to_MAIN_CLK); /*!< Switch MAIN_CLK to SYS_PLL */
|
|
SYSCON->MAINCLKSELA = ((SYSCON->MAINCLKSELA & ~SYSCON_MAINCLKSELA_SEL_MASK) | SYSCON_MAINCLKSELA_SEL(1U)); /*!< Switch MAINCLKSELA to EXT_CLK even it is not used for MAINCLKSELB */
|
|
/*!< Set SystemCoreClock variable. */
|
|
SystemCoreClock = BOARD_BOOTCLOCKPLL150M_CORE_CLOCK;
|
|
#endif
|
|
}
|
|
|